

REMARKS

Claims 1-26 and 36-55 are pending. Claims 53-55 stand withdrawn. The applicant is disputing the withdrawal of claims 53-55 via a petition previously filed a decision on which is pending. Claims 1-26, 37, and 39-52 stand allowed. Claims 36 and 38 stand rejected. This amendment amends claim 36 and adds new dependent claims 56 and 57, both depending from claim 36.

Claim 36 is amended to delete alternatives of AlGaAs and InGaP in the compound semiconductor wafer structure, leaving only the InGaAs, AlInAs, and InP alternatives. This amendment is supported by the substitute specification page 5 line 18 et seq, which states that:

In another preferred embodiment, the compound semiconductor heterostructure comprises an $\text{In}_y\text{Ga}_{1-y}\text{As}$, $\text{Al}_x\text{In}_{1-x}\text{As}$, and InP compound semiconductor heterostructure and n-type and/or p-type charge supplying layers which are grown on an InP substrate

New claim 56 depends from claim 36 and recites that "The transistor of claim 36 wherein said compound semiconductor wafer structure comprises an InP upper spacer layer." This limitation is supported by original claims 27, 28, 30, 32, and 33, particularly original claims 27 and 33, which state that:

27. An enhancement mode metal-oxide-compound semiconductor field effect transistor comprising:
a compound semiconductor wafer structure having an upper surface;
a gate insulator structure positioned on upper surface of said compound semiconductor wafer structure;
a stable refractory metal gate electrode positioned on upper surface of said gate insulator structure;
source and drain ion implants self-aligned to the gate electrode; and
source and drain ohmic contacts positioned on ion implanted source and drain areas,

wherein the compound semiconductor wafer structure comprises a wider band gap spacer layer and a narrower band gap channel layer.

28. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 27 wherein the wider band gap spacer layer is positioned between the gate oxide layer and the narrower band gap channel layer.

30. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 27 wherein the wider band gap spacer layer comprises either $\text{Al}_x\text{Ga}_{1-x}\text{As}$, InP, or $\text{In}_z\text{Ga}_{1-z}\text{P}$ or a combination thereof.

32. An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 27 wherein the narrower band gap channel layer is positioned between the wider band gap spacer layer and a buffer layer.

33. An enhancement mode metal-oxide-compound semiconductor field

effect transistor as claimed in claim 27 wherein the narrower band gap channel layer comprises $\text{In}_y\text{Ga}_{1-y}\text{As}$.

New claim 57 depends from claim 14 and is supported by original claim 34's recitation of InGaP as being one alternative for the "layer being positioned on upper surface of a compound semiconductor substrate." and in original claim 30's recitation "An enhancement mode metal-oxide-compound semiconductor field effect transistor as claimed in claim 27 wherein the wider band gap spacer layer comprises either $\text{Al}_x\text{Ga}_{1-x}\text{As}$, InP, or $\text{In}_z\text{Ga}_{1-z}\text{P}$ or a combination thereof."

In response to the restriction requirement, the applicant maintains that requirement is improper. The applicant's petition challenging that restriction is pending decision.

In response to the objection to the drawings for not showing a "complementary metal oxide compound semiconductor integrated circuit", the applicant proposes adding new Fig. 3 and a citation to Fig. 3 in the Brief Description of the Figures section of the specification. A formal Fig. 3 is attached to this amendment. This amendment proposes a suitable amendment to the specification. Fig. 3 contains no new matter. The examiner's proposal to show that structure in Fig. 1 is not feasible, since Fig. 1 shows the microstructure of one transistor, not an IC. Showing an IC would be incompatible with showing a layered structure of one transistor. Fig. 3 shows a complementary IC, i.e., one that includes n and p type transistors, thereby meeting the requirement imposed by the examiner since it shows the "complementary IC" and Fig. 1 shows the metal oxide structure of each IC.

In response to the rejections of claims 36 and 38, the applicant incorporates by reference the Supplemental Appeal Brief, second 37 CFR 1.132 declaration of David Braddock, and attachments 1-3 file concurrently herewith. The rejections of claims 36 and 38 are improper and should be withdrawn for the reasons specified in that brief.

In view of the comments in the Supplemental Appeal Brief and the Second 37 CFR 1.132 declaration of David Braddock, and attachments 1-3 to the Supplemental Appeal Brief, and the petition to remove withdrawal of claims 53-55, this application, including claim 53-57, are believed to be in condition for allowance, which is requested.




31518

PATENT TRADEMARK
OFFICE

4/23/03
Date

Respectfully Submitted,


Richard A. Neifeld, Ph.D.
Registration No. 35,299
Attorney of Record

Neifeld IP Law, PC
Crystal Plaza 1
2001 Jefferson Davis
Highway
Suite 1001
Arlington, VA 22202

Tel: 703-415-0012
Fax: 703-415-0013
Email: rneifeld@Neifeld.com

Y:\Clients\Osemi\OSEM_DB3\OSEM-DB3-US\Drafts\Am_030419.wpd

37 CFR 1.121(c)(ii) APPENDIX - MARKED UP COPY OF THE CLAIMS SHOWING AMENDMENTS

1. (Previously Amended) An enhancement mode metal-oxide-compound semiconductor field effect transistor comprising:
 - a compound semiconductor wafer structure having an upper surface;
 - a gate insulator structure comprising a first layer and a second layer;
 - said first layer substantially comprising compounds of gallium and oxygen;
 - said second layer comprising compounds of gallium and oxygen and at least one rare earth element;
 - a gate electrode positioned on said gate insulator structure;
 - source and drain ion implants self-aligned to said gate electrode; and
 - source and drain ohmic contacts positioned on ion implanted source and drain areas;
 - wherein gate electrode comprises a metal selected from the group consisting of W, WN, WSi, and combinations thereof.
2. (Previously Amended) The transistor of claim 1 wherein said first layer forms an atomically abrupt interface with said upper surface.
3. (Previously Amended) The transistor of claim 1 wherein said gate insulator structure is composed of at least three layers, including a graded layer that contains varying compositions of gallium oxygen and at least one rare-earth element.
4. (Previously Amended) The transistor of claim 3 wherein said gate insulator structure further comprises at a third layer containing gallium and oxygen.
5. (Previously Amended) The transistor of claim 1 said first layer has a thickness of more than 10 angstroms and less than 25 angstroms.
6. (Previously Amended) The transistor of claim 1 wherein said gate insulator structure has a thickness of 20-300 angstroms.
7. (Previously Amended) The transistor of claim 1 wherein said first layer forms an interface with said upper surface that extend less than four atomic layers in depth of structural interface modulation.
8. (Previously Amended) The transistor of claim 1 wherein said first layer and said gate insulator structure protects said upper surface.
9. (Previously Amended) The transistor of claim 1 wherein said gate electrode comprises a refractory metal which is stable in presence of the top layer of the gate insulator structure at 700°C.
10. (Previously Amended) The transistor of claim 1 wherein said source and drain ion implants provide one of an n-channel or p-channel.
11. (Previously Amended) The transistor of claim 1 wherein said source and drain ion implants comprise at least one of Be/F and C/F.
12. (Previously Amended) The transistor of claim 1 wherein said upper surface comprises GaAs.
13. (Previously Amended) The transistor of claim 1 wherein said upper surface comprises $\text{In}_x\text{Ga}_{1-x}\text{As}$.

14. (Previously Amended) An enhancement mode metal-oxide-compound semiconductor field effect transistor comprising:
- a compound semiconductor wafer structure having an upper surface;
 - gate insulator structure on said upper surface, said gate insulator structure comprising a first layer, a second layer, and a third layer;
 - said first layer substantially comprising compounds of gallium and oxygen;
 - said second layer substantially comprising compounds of gallium and oxygen and at least one rare earth element such that the normalized relative composition of at least one of gallium, oxygen, and said at least one rare earth element in said second layer varies in a monotonic manner as a function of depth within said second insulating layer;
 - said third layer above said second layer, said third layer substantially comprising gallium oxygen and at least one rare earth element, said third layer being insulating;
 - a gate electrode positioned on said gate insulator structure;
 - source and drain ion implants self-aligned to said gate electrode; and
 - source and drain ohmic contacts positioned on ion implanted source and drain areas;
- wherein said gate electrode comprises a metal selected from the group consisting of W, WN, WSi, and combinations thereof.
15. (Previously Amended) The transistor of claim 14 wherein said first layer forms an atomically abrupt interface with said upper surface.
16. (Previously Amended) The transistor of claim 14 wherein the gate insulator structure comprises a varying layer that substantially comprises gallium, oxygen, and at least one rare-earth element in which relative concentration of at least one of gallium, oxygen, and said at least one rare earth in said varying layer monotonically vary with depth in said layer.
17. (Previously Amended) The transistor of claim 14 wherein said first layer has a thickness of more than 10 angstroms and less than 25 angstroms.
18. (Previously Amended) The transistor of claim 14 wherein the gate insulator structure has a thickness of 20-300 angstroms.
19. (Previously Amended) The transistor of claim 14 wherein said first layer forms an interface with the compound semiconductor wafer structure that extend less than four atomic layers in depth of modulation of said interface.
20. (Previously Amended) The transistor of claim 14 wherein said first layer and said gate insulator structure protects said upper surface.
21. (Previously Amended) The transistor of claim 14 wherein said gate electrode comprises a metal which is stable in presence of the top layer of the gate insulator structure at 700°C.
22. (Previously Amended) The transistor of claim 14 wherein said source and drain ion implants define an n-channel.
23. (Previously Amended) The transistor of claim 14 wherein said source and drain ion implants comprise Be/F and C/F, and define a p-channel.
24. (Previously Amended) The transistor of claim 14 wherein said upper surface comprises GaAs.
25. (Previously Amended) The transistor of claim 14 wherein said upper surface comprises $\text{In}_x\text{Ga}_{1-x}\text{As}$.

26. An enhancement mode metal-oxide-compound semiconductor field effect transistor comprising:

- a compound semiconductor wafer structure having an upper surface;
- a multilayer gate insulator structure positioned on said upper surface, said multilayer gate insulator structure substantially comprising alternating layers each of which comprises gallium, oxygen, and at least one rare-earth element;
- a gate electrode positioned on said multilayer gate insulator structure;
- source and drain ion implants self-aligned to the gate electrode; and
- source and drain ohmic contacts positioned on ion implanted source and drain areas; and dielectric spacers positioned on sidewalls of said gate electrode.

27-35. - Canceled by this amendment.

36. (Twice Amended) An enhancement mode metal-oxide-compound semiconductor field effect transistor comprising:

- a compound semiconductor wafer structure having an upper surface;
- a gate insulator structure positioned on upper surface of said compound semiconductor wafer structure;
- a gate electrode positioned on upper surface of said gate insulator structure layer;
- source and drain ion implants self-aligned to the gate electrode; and
- source and drain ohmic contacts positioned on ion implanted source and drain areas; wherein said compound semiconductor wafer structure comprises a $[Al_xGa_{1-x}As]$ $Al_xIn_{1-x}As$, $In_yGa_{1-y}As$, or InP , [or $In_zGa_{1-z}P$] layer, said layer being positioned on said upper surface;
- a substrate on which resides said compound semiconductor wafer structure; and
- wherein said substrate includes a InP based semiconductor wafer.

37. (Previously Amended) A complementary metal-oxide compound semiconductor integrated circuit comprising the transistor of claim 1, 13, or 26 integrated together with similar and complementary transistor devices to form said complementary metal-oxide compound semiconductor integrated circuit.

38. A complementary metal-oxide compound semiconductor integrated circuit comprising an enhancement mode metal-oxide-compound semiconductor field effect transistor, said transistor comprising:

- a compound semiconductor wafer structure having an upper surface;
- a gate insulator structure positioned on said upper surface;
- a gate electrode positioned on said upper surface;
- source and drain ion implants self-aligned to the gate electrode; and
- source and drain ohmic contacts positioned on ion implanted source and drain areas, wherein the compound semiconductor wafer structure comprises a wider band gap spacer layer and a narrower band gap channel layer;
- wherein the narrower band gap channel layer comprises $In_yGa_{1-y}As$; and
- and wherein said transistor is integrated together with similar and complementary transistor devices to form complementary metal-oxide compound semiconductor integrated circuit.

39. An enhancement mode metal-oxide-compound semiconductor field effect transistor structure, comprising:

a compound semiconductor wafer structure having an upper surface;
a gate insulator structure comprising a first layer and a second layer, said gate insulator on said upper surface;
said first layer substantially comprising compounds of gallium and oxygen;
said second layer comprising at least one compound of gallium, oxygen and at least one rare earth element; and
a gate electrode positioned on said gate insulator structure.

40. The structure of claim 39 wherein said gate electrode comprises a refractory metal.

41. The structure of claim 39 wherein said gate electrode comprises a member of the group consisting of W, WN, WSi, and combinations thereof.

42. The structure of claim 39 wherein said gate insulator structure further comprises a third layer.

43. The structure of claim 42 wherein said third layer comprises compounds comprising gallium and oxygen.

44. The structure of claim 43 wherein compounds of said third layer comprising gallium and oxygen further comprise a rare earth element.

45. The structure of claim 44 wherein a composition of said third layer varies monotonically with depth in said third layer.

46. The structure of claim 43 wherein said gate insulator structure further comprises a fourth layer.

47. The structure of claim 43 wherein said fourth layer comprises compounds comprising gallium and oxygen.

48. The structure of claim 47 wherein compounds of said fourth layer comprising gallium and oxygen further comprise a rare earth element.

49. The structure of claim 39 wherein said first layer is adjacent and in contact with said upper surface.

50. The structure of claim 39 further comprising source and drain contacts.

51. The structure of claim 39 wherein said source and drain contacts are rapid thermal annealed in UHV.

52. The structure of claim 39 wherein said gate insulator structure passivates said upper surface.

53. A method for forming an enhancement mode metal-oxide-compound semiconductor field effect transistor structure, comprising:

providing a compound semiconductor wafer structure having an upper surface;
depositing a gate insulator structure comprising depositing a first layer and depositing a second layer, said gate insulator on said upper surface;
said first layer substantially comprising compounds of gallium and oxygen;
said second layer comprising at least one compound of gallium, oxygen and at least one rare earth element; and

depositing a gate electrode positioned on said gate insulator structure.

54. The method of claim 53 comprising rapid thermal annealing said structure in UHV.

55. The method of claim 54 wherein said rapid thermal annealing comprising annealing at between 700 and 900 degrees Centigrade.

56. (New) The transistor of claim 36 wherein said compound semiconductor wafer structure comprises an InP upper spacer layer.

57. (New) The transistor of claim 14 wherein said upper surface of said compound semiconductor wafer structure is formed from a layer comprising InGaP.

Printed: April 23, 2003 (3:55pm)

Y:\Clients\Osemi\OSEM_DB3\OSEM-DB3-US\Drafts\Am_030419.wpd